Skip to content
/ TrivialMIPS Public

MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support

100 stars 31 forks Branches Tags Activity
Star
Notifications You must be signed in to change notification settings

trivialmips/TrivialMIPS

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

425 Commits

doc

doc

 
 

software @ 63cb05a

software @ 63cb05a

 
 

src

src

 
 

testbench

testbench

 
 

vivado

vivado

 
 

.gitlab-ci.yml

.gitlab-ci.yml

 
 

.gitmodules

.gitmodules

 
 

About

MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support

Topics

cpu fpga mips xilinx systemverilog fpga-soc
Activity
Custom properties

Stars

100 stars

Watchers

10 watching

Forks

31 forks
Report repository

Releases

No releases published

Packages

No packages published

Contributors 2

  •  
  •  

Languages