These projects are from my course work and independent study during my MS degree.
-
Purdue University
- Indianapolis,IN
- https://www.linkedin.com/in/aviyadavpurdue/
Block or Report
Block or report avinashy2j
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePopular repositories
-
StaticTimingAnalysis
StaticTimingAnalysis PublicImplementation of Timing Exceptions in RTL design for STA
-
WallaceTreeMultiplier
WallaceTreeMultiplier PublicFull Custom Design of 5-bit x 5-bit Multiplier Circuit
-
CarryRipppleAdderWithFlags
CarryRipppleAdderWithFlags PublicASIC implementation of 64-bit CRA with flags
Verilog
-
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.